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TCMOS: Low noise power supply technique 
for digital ICs 
J.L. Gonzalez and A. Rubio 
Indering terms Power suppl.v circuits. Digital intexrofed circuifs 
Mixed signal circuits have become an important trend in IC 
design. In these circuits, the effect of digital noise on the analogue 
part of the circuit is one of the most important performance 
constraints. The authors present a new technique for providing 
power to conventional CMOS circuits which minimises the noise 
in the power buses. 
Introduction: The switching noise generated in a conventional 
CMOS digital circuit can be transmitted to the analogue part in 
several ways. The most important mechanisms are: coupling 
through the common substrate, parasitic capacitances and direct 
injection through the power supply lines [ l  - 31. The noise present 
in power lines is mainly caused by the large current peaks drawn 
from or supplied to these lines by the MOS circuits at the switch- 
ing times, for charging or discharging the output capacitances. 
Any serial impedance in the power lines transforms the current 
spikes in voltage noise. The main serial impedances along the 
power supply path are the inductance and resistance of the pins 
and the lead frame of the package. These noisy power lines were 
once the main source of noise to the analogue part of the circuit 
because the power lines are used to bias the common substrate 
and are routed across all of the IC surface. Some approaches have 
already been presented for minimising the current peaks generated 
by the logic gates [4, 51. They have the characteristic of constant 
power consumption and the disadvantages of not being conven- 
tional CMOS complementary logics and having larger area 
requirements than conventional logic. The approach presented in 
this Letter (called the tankCMOS or TCMOS technique) is com- 
patible with conventional CMOS logic because it only affects the 
way the power to the whole digital part of the circuit is provided. 
Additionally, the TCMOS approach has a similar power con- 
sumption to the conventional CMOS approach. 
Description: In the TCMOS approach, power is provided to the 
conventional CMOS logic (CCL) through a controlled current 
injector (CCI) stage (see Fig. I). This stage has the ability to iso- 
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Fig. 1 TCMOS structure 
V,: on-chip power bus voltage, V.: CCL power line voltage 
Vdd and ldd: main power supply voltage and current, respectively 
late the main power supply bus ( Vdd) from the current noisy power 
lines of the CCL. To achieve this goal, a tank capacitor (C,) con- 
nected directly to the CCL circuit is used. This capacitor stores 
enough energy to provide power to the CCL for a certain period 
of time with a controlled drop of voltage. Initially the CCL is iso- 
lated from the Vdd power bus and the voltage of C, ( V ,  in Fig. 1) 
falls following the CCL switching activity. When V2 falls to a 
given minimum voltage (VI-,,. in Fig. 2) the capacitor C, is 
recharged, by the CCI stage, using a constant current of value I,, 
until V2 reaches a maximum value ( V.-,,,). The CCI stage then 
turns off again. This technique avoids the presence of noise in the 
Vdd power bus in two ways: first, during the recharge phase, the 
current is forced to be a constant, and secondly, during the rest of 
the CCI duty cycle the Vdd power bus is isolated from the CCL 
current noisy power lines. 
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Fig. 2 SPICE simulation results for TCMOS circuit using chain of I1 
C M O S  inverters with input clock of.freq4uency = 90.9MHz 
U Voltage at C ,  ( V,) used to supply CCL 
h Current supplied by main V , ,  power source 
For the technique to function properly, the injected current (I,)  
must he greater than the current drawn by the CCL during the 
charging period. That is 
PO 
v d d  
I, > - 
where P, is the CCL power consumption using Vdd as the constant 
supply voltage for the CCL. The recharging (T,) and discharging 
(T,) duration cycles are given by 
where Vdd > V2,n.T > V,-,,,. These time values are pessimistic 
approximations, fixing a worst case duty cycle of the TCMOS. 
In the two phases of the CCI duty cycle (recharge/isolation). the 
CCL sees a slow increase/decrease of V2 between V2 m , ~  and V,-,,,a,T. 
If these two limits are properly fixed, the noise margins of the 
CMOS make the logic functionality almost insensitive to CCL 
power supply voltage fluctuations. 
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Fig. 3 Voltugr noise at on-chip power buses ( V I )  
U Conventional CMOS logic 
b FSCL logic 
c Conventional CMOS with power provided using TCMOS approach 
Conclusions: We have presented the TCMOS supply technique, 
which clearly reduces the on-chip power bus noise produced by 
the digital parts of a mixed signal IC. The TCMOS technique has 
a power consumption similar to that of conventional CMOS logic, 
rather than the constant current consumption required for other 
low noise logics such as in [4, 51. TCMOS is straightforward to 
implement using CMOS technology for the CCI stage and a 
capacitor in the cavity [7] for the tank capacitor, or using MCM 
techniques to put together the IC, tank capacitor and CCI logic. 
TCMOS can be adjusted to a wide range of situations by simply 
adjusting the injection current and the tank capacitor value, fixing 
the desired TCMOS duty cycle for the given application. 
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High-quality multiquantum well (MQW) structures with 1.5% 
compressive strain in InAsP wells and 0.8% tensile strain in 
InGaP barriers have been grown by gas-source molecular beam 
epitaxy on InP substrates. High-speed (3dB bandwidth over 
IOGHz) and low driving voltage (lower than 2V for 20dB onioff 
ratio) operation using these structures is demonstrated. These 
characteristics are the first reported for MQW modulators 
operating at 1 . 3 p .  
Optical modulators using InP as a transparent substrate and oper- 
ating at wavelength regions of reduced fibre loss, 1.3 and 1.55pn1, 
are expected to be used in high bit rate and long haul optical fibre 
transmission systems because of their low chirping characteristics. 
In particular, multiquantum well (MQW) electroabsorption (EA) 
modulators have advantages such as low driving voltage and high- 
speed operation [I ,  21. To  achieve operation at  1.3pn1, GaInAsPi 
InP quaternary quantum wells have been used to provide continu- 
ous tunability in both composition and thickness 13, 41. Strained 
InAsPiInP MQW structures are alternative material systems to 
quaternary layers [5, 61. This is particularly useful for short wave- 
lengths without resorting to ultra-thin well thickness, because a 
small well width suffers from reduced energy shift with applied 
field and results in reduced electroabsorption or quantum confined 
Stark effect (QCSE). 
The introduction of compressive strain into the quantum well 
has been reported for increasing conduction band offset and mak- 
ing the escape of photogenerated holes easier under high input 
power for EA modulators [7 - 91. Gas-source molecular beam epi- 
taxy or chemical beam epitaxy (CBE) has been shown to provide 
high-quality epi-layers with low unintentional background and 
high strain because of their low growth temperature. Strain com- 
pensation also increases the critical layer thickness and enlarges 
the QCSE. 
In this Letter, we report strained-compensated InAsPiInGaP 
MQW structures grown by CBE and demonstrate excellent elec- 
troabsorption modulator characteristics. High-speed operation 
with a 3dB bandwidth of over lOGHz and very low driving volt- 
age less than 2V for a 20dB onioff ratio have been achieved. 
These device characteristics are the first reported for modulators 
operating at  1 . 3 p  wavelength. 
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